版權聲明:本文為博主原創文章,轉載請注明博客地址: https://blog.csdn.net/zy010101/article/details/89353149

10分頻電路(非

分頻器)

LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL;ENTITY clk_p ISPORT(clkin:IN STD_LOGIC;clkout:OUT STD_LOGIC);END clk_p;ARCHITECTURE clk_p_behavior OF clk_p ISSIGNAL counter:STD_LOGIC_VECTOR(2 DOWNTO 0);SIGNAL temp:STD_LOGIC;BEGINPROCESS(clkin)BEGINIF(clkin'EVENT AND clkin='1')THENIF(counter="100")THEN        --注意,這里是0——4,一個周期1:1的高低電平counter<="000";temp<=NOT temp;ELSEcounter<=counter+1;ENDIF;END IF;END PROCESS;clkout<=temp;END clk_p_behavior;

分頻電路(2,4,8分頻電路)

LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL;ENTITY clk_p ISPORT(clk:IN STD_LOGIC;clk_p_2:OUT STD_LOGIC;clk_p_4:OUT STD_LOGIC;clk_p_8:OUT STD_LOGIC);END clk_p;ARCHITECTURE clk_p_behavior OF clk_p ISSIGNAL counter:STD_LOGIC_VECTOR(2 DOWNTO 0);BEGINPROCESS(clk)BEGINIF(clk'EVENT AND clk='1')THENIF(counter="111")THENcounter="000";ELSEcounter<=counter+1;END IF;END IF;END PROCESS;clk_p_2<=NOT counter(0);clk_p_4<=NOT counter(1);clk_p_8<=NOT counter(2);END clk_p_behavior;

占空比為2:4的6分頻器

LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL;ENTITY clk_p ISPORT(clk:IN STD_LOGIC;clk_p_6:OUT STD_LOGIC);ENDclk_p;ARCHITECTURE clk_p_bahavior OF clk_p ISSIGNAL temp:STD_LOGIC_VECTOR(2 DOWNTO 0);CONSTANT counter:STD_LOGIC_VECTOR(2 DOWNTO 0):="101";BEGINPROCESS(clk)BEGINIF(clk'EVENT AND clk='1')THENIF(temp=counter)THEN--控制分頻temp<="000";ELSEtemp<=temp+1;END IF;END IF;END PROCESS;PROCESS(clk)BEGINIF(clk'EVENT AND clk='1')THENIF(temp="001")--控制占空比clk_p_6<='1';ELSEclk_p_6<='0';END IF;END IF;END PROCESS;END clk_p_bahavior;

我的博客即將同步至騰訊云+社區,邀請大家一同入駐:https://cloud.tencent.com/developer/support-plan?invite_code=3f3iv18pcu80k